









THE UNIVERSITY *of* EDINBURGH

Acceleration of sparse matrix linear solvers for circuit simulation

Yichen Zhang, Salman Saiful Redzuan, and **Danial Chitnis**








August 2022

My Background



Simulation of Integrated Circuits

- Simulation of chips with billions of transistors
- Transistor level required for pushing the limits of transistors
- Simulation of a block could take from 1 ms to few days
- full-chip post-layout simulation near impossible



Simulation of Integrated Circuits



Statistical variation on matrix G (lhs matrix)

Examples:

Manufacturing tolerance on transistor length

Parametric optimization of transistor widths


Statistical variation on matrix i (rhs matrix)

Examples:

Noise of power supply network

Input bias voltage for a PLL circuit

Transient Simulation



- Create an algorithm – CPU, GPU, or FPGA
- Marginal improvements $\sim 2x$
- Narrow usage (i.e. mathematician or chip designer?)
- Only few test runs, claim only large circuits need acceleration
- No source code available in some cases (only binaries)

Marginal improvements ~2x

- Small speedups are not motivation for a mature community to make substantial changes to their workflow

Narrow usage (i.e. mathematician or chip designer?)

- In chip design statistical simulations are an essential part design:
 - device variations (transistor sizes)
 - Input parameter sensitivity (e.g. supply and bias voltages)
- These create “independent” simulations and inherently parallel
- **How many simulations can we bundle for maximum efficiency?**

Only few test runs, claim only large circuits need acceleration

- We are running across ~110 circuit matrices with various sizes as part of Tim Davis collection of sparse matrices.
- This collection is the only available sparse matrix collection so far.
- Not easy to obtain meaningful circuit netlists due IP and legal limitations.
- **Small circuits are equally important because they are often more sensible to optimise and more often used**

No source code available in some cases (only binaries)


- We use KLU linear solver for sparse circuit matrices (part of Tim Davis's SuiteSparse)
- Full KLU code available and continuously maintained
- Full KLU's dependant libraries also available
- It has multiple open-source licenses
- **This is essential for long term development and custom implementations across heterogenous platform**
- (oneMKL – Pardiso is also a good royalty-free option but still no source code available and only on Intel x86 CPU)

KLU vs oneMKL



- Original KLU
- 110 matrices

- Core i7-9700
- GCC 11.2.0



Inner workings of KLU:

- **Symbolic:** computed only once per pattern of non-zero elements of **A**
- **Numeric:** computed each time value of non-zero elements changes of **A**
- **Solve:** computed each time value of right-hand side matrix changes of **b**

$$\text{lhs} \left[\begin{array}{cccc} a_{11} & a_{12} & \cdots & a_{1n} \\ a_{21} & a_{22} & \cdots & a_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ a_{n1} & a_{n2} & \cdots & a_{nn} \end{array} \right] \begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} = \begin{bmatrix} b_1 \\ b_2 \\ \vdots \\ b_n \end{bmatrix} \text{rhs}$$

$Ax = b$

Introducing “nrhs”



Original KLU code

```
klu_lsolve_loop:
for (k = 0 ; k < n ; k++)
{
  x [0] = X [4*k      ] ;
  x [1] = X [4*k + 1] ;
  x [2] = X [4*k + 2] ;
  x [3] = X [4*k + 3] ;
  GET_POINTER (LU, Lip, Llen, Li, Lx, k, len) ;
  for (p = 0 ; p < len ; p++)
  {
    i = Li [p] ;
    lik = Lx [p] ;
    MULT_SUB (X [4*i], lik, x [0]) ;
    MULT_SUB (X [4*i + 1], lik, x [1]) ;
    MULT_SUB (X [4*i + 2], lik, x [2]) ;
    MULT_SUB (X [4*i + 3], lik, x [3]) ;
  }
}
```

modified KLU code

```
klu_lsolve_loop:
for (int k = 0; k < n; k++)
{
  double *Lx;
  int len, *Li;
  GET_POINTER(LU, Lip, Llen, Li, Lx, k, len);
  for (int p = 0; p < len; p++)
  {
    for (int j = 0; j < nrhs; j++)
      MULT_SUB(X[Li[p] * nrhs + j], Lx[p], X[k * nrhs + j]);
  }
}
```

Introducing Thread Pool



- Thread pool based on pthreads
- <https://github.com/bshoshany/thread-pool>
- Standard C++17 with no dependencies

```
Create thread pool
Do a dummy task
Wait for all task to finish

for (reps) {
    reset matrices
    start timer_factor

    for (threads) {
        submit factorize(A) to the thread pool
    }

    stop timer_factor
    wait for all tasks to finish

    start timer_solve

    for (threads) {
        submit to the thread pool [(
            for (nrhs)
                solve(b)
        )
    ]

    stop timer_solve
    wait for all tasks to finish
}
```


Threaded performance




- Micro-benchmarking each thread from a reference origin (for “solve” only)

Intel Core i7-9700, 8-cores, 8-threads


circuit_2 (nnz=21k)
6 thread / 8 core




scircuit (nnz=960k)
6 thread / 8 core




scircuit (nnz=960k)
10 thread / 8 core





Roofline Model – Before & After



- Significant improvement in memory efficiency reaching L1 speeds





Relative to single threaded (without pool and nrhs=1)



- Values are relative speed-up versus single threaded without pool and nrhs=1
- Core i7-9700 and GCC 11.2.0

Relative to single threaded (without pool and nrhs=1)




Is it Scalable?

- Values are relative speed-up versus single threaded without pool and nrhs=1
- Core i7-9700 and GCC 11.2.0


Scalability vs Matrices (AWS c6i – Intel 3rd gen 64 vCPU)




circuit_2
(nnz=21k)




circuit_4
(nnz=308k)



scircuit
(nnz=960k)



ASIC_680ks
(nnz=2330k)




- Fully bundled source code with no dependency
- GCC 11.2.0 (-O3 -march=native -mtune=native) & Ubuntu 22.0.4 LTS

Instance	Provider	vCPU	cores	Type
c7g	AWS	64	64	Graviton3 (~ Neoverse V1)
c6g	AWS	64	64	Graviton2 (Neoverse N1)
c6i	AWS	64	32	Intel 3 rd gen (Ice Lake)
c6a	AWS	64	32	AMD EPYC 3 rd gen (Milan – 2x2x8)
T2A	GCP	48	48	Ampere Altra (Neoverse N1)
C2	GCP	60	30	Intel 2 nd gen (Cascade Lake)
C2D	GCP	56	28	AMD EPYC 3 rd gen (Milan – 1x7x4)


Scalability vs CPUs (solve only for scircuit)




c6i
(AWS) Intel 3rd gen




c6a
(AWS) AMD EPYC Milan



c6g
(AWS) Graviton 2




c7g
(AWS) Graviton 3




Scalability vs CPUs (solve only for scircuit)



c6i
(AWS) Intel 3rd gen




c6a
(AWS) AMD EPYC Milan




What does it means in absolute solve time?

c6g
(AWS) Graviton 2



c6g
(AWS) Graviton 3







Benchmarks absolute time (Solve only)



(threads , nrhs)

Instance	Provider	vCPU	Type
c7g	AWS	64	Graviton3
c6g	AWS	64	Graviton2
c6i	AWS	64	Intel 3 rd gen
c6a	AWS	64	AMD Milan
T2A	GCP	48	Ampere Altra
C2	GCP	60	Intel 2 nd gen
C2D	GCP	56	AMD Milan



- Real *total factor time nthreads + total solve time nrhs*
- *total solve time nrhs solve time nrhs nrhs total factor time nthreads* for time *nthreads nthreads* lation use case:

***nthreads* (device variation) x *nrhs* (source variation)**

- *nthreads* → Threads *nrhs* → SIMD
- We define a Figure-of-Merit as:





$$FOM = \frac{\text{total factor time}}{\text{nthreads}} + \frac{\text{total solve time}}{\text{nrhs}}$$

Benchmarks - FoM (factorisation + solve)



(threads , nrhs)

Instance	Provider	vCPU	Type
c7g	AWS	64	Graviton3
c6g	AWS	64	Graviton2
c6i	AWS	64	Intel 3 rd gen
c6a	AWS	64	AMD Milan
T2A	GCP	48	Ampere Altra
C2	GCP	60	Intel 2 nd gen
C2D	GCP	56	AMD Milan



FPGA HLS Implementation



- Same code base as CPU only with added HLS pargmas
- Xilinx Alveo U280 on AMD/Xilinx's Heterogeneous Accelerated Compute Clusters (HACC) and Vivado Vitis 2021
- FPGA specific optimisations:
 - Pipelining
 - Loop unrolling
 - Array partitioning



FPGA HLS Implementation



```
klu_lsolve_loop:
for (int k = 0; k < n; k++)
{
    GET_POINTER(LU, Lip, Llen, Li, Lx, k, len);
    for (int p = 0; p < len; p++)
    {
        int r = Li[p];
        double lik = Lx[p];
        for (int j = 0; j < nrhs; j++)
        {
            #pragma HLS LOOP_TRIPCOUNT max = 16
            #pragma HLS DEPENDENCE variable = X type = intra false
            #pragma HLS DEPENDENCE variable = X type = inter false
            #pragma HLS UNROLL factor = 16

            X[r][j] -= lik * X[k][j];
        }
    }
}
```

FPGA – optimisation methods



- FPGA (Alveo U280) utilisation for a single kernel


LUT	Registers	Block RAM	Ultra RAM	DSP
99k	120k	178	18	182
7.6%	4.6%	8.8%	1.9%	2.0%

- Benchmark vs optimisations for rajat11 matrix (nnz=812)

Optimisation	Factorisation (μ s)	Solve 1 rhs (μ s)	Solve 10 rhs (μ s)	Speedup per rhs
Pipeline only	312	28	145	1.93
Pipeline & Unroll	320	31	332	0.93
Pipeline & Unroll & Array partition	297	29	36	8.06

- Array partitioning has a major impact in acceleration


- Comparison with single threaded Corei7
- Both FPGA and CPU nrhs=10
- Similar trend with CPU but not as fast
- Only few small matrices available
- Large matrices give timing errors
- FPGA clocks is 250MHz and Core i7 at 4.5GHz
- Could try parallel kernels in the same FPGA
- **The FPGA development cycle is VERY SLOW!!**



Conclusions



- Modified KLU sparse linear solver using threading and SIMD
- Use inherit parallelism in chip design workflow
- Solve time is strongly related to the number of non-zero elements
- Each matrix has an optimum thread and nrhs
- Strong correlation with hardware and cache levels



- FPGA implementation still in early stages

- Further bring the codebase closer to C++17 (and eventually SYCL)
- Benchmark more matrices for robust results
- Can this be implemented in GPU?
(perhaps the solve part, but not factorisation)

Acknowledgments



- AMD/Xilinx
 - Ronan Keryell
 - Mario and Cathal (XUP Dublin)
- Intel Dev Cloud
- Google's Cloud Platform
- AWS



Open Source Librarians:

- Tim Davis - *SuiteSparse*
- Barak Shoshany - *Threadpool*
- Killian Sheriff - *Lovelyplots*

